IEEE: Advancing Technology for Humanity  
IEEE Real World Engineering Projects Login/Register
Project Library Project Submissions

Register today to track your submissions

Already registered? Login here
RWEP Authors

Dr. Javier Resano

Javier Resano received his Bachelor Degree in Physics in 1997, a Master Degree in
Computer Science in 1999, and his PhD degree in 2005 at the Universidad Complutense
of Madrid, Spain. Currently he is an Associate Professor in the Computer Engineering Department of the Universidad de Zaragoza (Spain), and a member of the GAHDIR research group, which focuses on the development of specific management support for dynamically reconfigurable HW resources, and the Gaz research group (Computer Architecture group from Universidad of Zaragoza).

In addition, during the last eight years he has actively collaborated with the Digital Design Technology Group from the Inter-
University Micro-Electronic Centre (IMEC), and during the last two years he has been collaborating with the Department of Technology of Computers and Communications of the Universidad de Extremadura. His research has been focused in hardware/software codesign, task scheduling techniques for multi-processor systems, Digital Logic design
using FPGAs, Aerospace Applications, and Dynamically Reconfigurable Hardware.

Title:Associate Professor
Organization:Universidad de Zaragoza
University Website:

Digital Logic for Medicine and Biology Research: A hardware implementation of the Smith-Waterman algorithm for DNA comparison

In this project, students learn that the comparison of DNA sequences is important to a wide variety of applications in medicine and biology, including the analyses of ecosystem biodiversity, cancer mutations and the evolution of viruses. The students learn that specialized yet inexpensive digital hardware based on field programmable gate arrays can help speed the analysis of DNA sequences. They design and test a simple implementation of the Smith-Waterman algorithm that is broadly used for DNA sequence comparisons. In the process, they learn about computational platforms, digital logic, and a divide-and-conquer approach to design.

Call for Abstracts: Invitation sent

Call for Abstracts: Submission deadline

Invitation to submit a full project proposal sent

Full Proposal: Submission deadline

Invitation to submit a final project sent

Final Projects Submission Deadline
© Copyright 2011 IEEE — All Rights Reserved